

LSI Computer Systems, Inc. 1235 Walt Whitman Road, Melville, NY 11747 (631) 271-0400 FAX (631) 271-0405

QUADRATURE CLOCK CONVERTER

October 2007

FEATURES:

- x1, x2 and x4 resolution
- Programmable output pulse width (200ns to 140µs)
- Excellent regulation of output pulse width
- TTL and low voltage CMOS compatible I/Os
- +3V to +5.5V operation (VDD VSS)
- LS7183, LS7184 (DIP); LS7183-S, LS7184-S (SOIC) - See Figure 1

DESCRIPTION:

The LS7183 and LS7184 are CMOS quadrature clock converters. Quadrature clocks derived from optical or magnetic encoders, when applied to the A and B inputs of the LS7183/ LS7184, are converted to strings of Up Clocks and Down Clocks (LS7183) or to a Clock and an Up/Down direction control (LS7184). These outputs can be interfaced directly with standard Up/Down counters for direction and position sensing of the encoder.

INPUT/OUTPUT DESCRIPTION:

RBIAS (Pin 1)

Input for external component connection. A resistor connected between this input and Vss adjusts the output clock pulse width (Tow).

VDD (Pin 2) Supply Voltage positive terminal.

Vss (Pin 3) Supply Voltage negative terminal.

A, B (Pin 4, Pin 5)


Quadrature Clock inputs A and B. Directional output pulses are generated from the A and B clocks according to Fig. 2. A and B inputs have built-in immunity for noise signals less than 50ns duration (Validation delay, TvD). The A and B inputs are inhibited during the occurrence of a directional output clock (UPCK or DNCK), so that spurious clocks resulting from encoder dither are rejected.

MODE (Pin 6)

MODE is a 3-state input to select resolution x1, x2 or x4. The input quadrature clock rate is multiplied by factors of 1, 2 and 4 in x1, x2 and x4 mode respectively in producing the output UP/DN clocks (See Fig. 2). x1, x2 and x4 modes selected by the MODE input logic levels are as follows:

Mode = 0 : x1 selected Mode = 1 : x2 selected Mode = Float : x4 selected

PIN ASSIGNMENT - TOP VIEW



LS7183 - DNCK (Pin 7)

In LS7183, this is the DOWN Clock Output. This output consists of low-going pulses generated when A input lags the B input.

LS7184 - UP/DN (Pin 7)

In LS7184, this is the count direction indication output. When A input leads the B input, the UP/DN output goes high indicating that the count direction is UP. When A input lags the B input, UP/DN output goes low, indicating that the count direction is DOWN.

LS7183 - UPCK (Pin 8)

In LS7183, this is the UP Clock output. This output consists of low-going pulses generated when A input leads the B input.

LS7184 - CLK (Pin 8)


In LS7184, this is the combined UP Clock and DOWN Clock output. The <u>count</u> direction at any instant is indicated by the UP/DN output (Pin 7).


NOTE: For the LS7184, the timing of $\overline{\text{CLK}}$ and UP/ $\overline{\text{DN}}$ requires that the counter interfacing with LS7184 counts on the rising edge of the $\overline{\text{CLK}}$ pulses.

ABSOLUTE MAXIMUM RATINGS:						
PARAMETER DC Supply Voltage Voltage at any input Operating temperature Storage temperature	SYMBOL VDD - VSS VIN TA TSTG		VALUE 7.0 Vss - 0.3 to Vdd + 0.3 -20 to +85 -55 to +150			/
DC ELECTRICAL CHARACTERISTICS: (Unless otherwise specified VDD = 3V to 5V and TA = -20°C to +85°C)						
PARAMETER Supply Voltage Supply current MODE input:	SYMBOL Vdd Idd Idd	MIN 3.0 - -	TYPE - 30 110	MAX 5.5 45 150	UNITS V μΑ μΑ	CONDITON - VDD = 3V VDD = 5V
Logic 0 Logic 1 Logic float	Vml Vmh Vmf	- Vdd - 0.6 (Vdd/2) - 0.5	- - Vdd/2	0.6 - (VDD/2) + 0.5	V V V	- - -
Logic 0 input current	lmi Imi	-	3.0 12.0	5.0 16.0	μΑ μΑ	Vdd = 3V Vdd = 5V
Logic 1 input current	lmh Imh	-	-3.0 -12.0	-5.0 -16.0	μΑ μΑ	VDD = 3V VDD = 5V
A, B inputs: Logic 0 Logic 1 Input current	Vabi Vabh Iabik	- 0.7Vdd -	- - 0	0.3Vdd - 10	V V nA	- - -
RBIAS input: External resistor	Rв	5k	-	10M	ohm	-
All outputs:						
Sink current	loi loi	-1.2 -2.5	-1.8 -3.5	-	mA mA	Vo = 0.5V, VDD = 3V Vo = 0.5V, VDD = 5V
Source current	loh Ioh	1.2 2.5	1.8 3.5	-	mA mA	Vo = 2.5V, VDD = 3V Vo = 4.5V, VDD = 5V
TRANSIENT CHARACTERISTICS (TA = -20°C to +85°C)						
PARAMETER Output Clock Pulse Width	SYMBOL Tow	MIN 190	TYPE -	MAX -	UNITS ns	CONDITON See Fig. 2
A, B inputs: Validation Delay	Tvd Tvd	-	25 50	50 100	ns ns	Vdd = 5V Vdd = 3V
Phase Delay	Tps	TVD + TOW	-	Infinite	S	-
Pulse Width	Tpw	2Tps	-	Infinite	S	-
Frequency	fA, B	-	-	1/(2Tpw)	Hz	-
Inupt to Output Delay	TDS TDS	-	200 110	270 150	ns ns	VDD = 3V VDD = 5V

٦.

7183/84-012703-2





7183/84-101207-4